New approaches to classical Silicon Solar Cells

The SSTEP Project

Solar-grade Silicon by Transfer and EPitaxy

G.Amato - INRIM, Torino G. Borionetti- MEMC, Novara

Turin, Jun, 23, 2008

Contents

- 1. What's the porous Si?
- 2. Epitaxy
- 3. ELTRAN vs. SSTEP processes
- 4. Photonics in SSTEP
- 5. Summary

What's the porous Si?



Turin, Jun, 23, 2008

SEM images



Pore size $6 \sim 8$ nm, pitch $10 \sim 30$ nm Pore density $\sim 10^{11}$ cm⁻², Porosity $\sim 20\%$

Modified by Anodic Current Density



1st porous Si low current density
Iow porosity
2nd porous Si high current density
high porosity

Turin, Jun, 23, 2008



Just before Epi !

oblique-view



as-anodized pre-baked in epi chamber

Turin, Jun, 23, 2008

NIS Colloquium Classical and new approaches to thin film photovoltaics

100 nm

• CVD is the most common method of Si epitaxy

Reduction of chlorosilanes(SiCl4, SiHCl3, SiH2Cl2, SiH4) at high temperature (~ 900 °C -1150 °C),
e.g.- SiHCl3 (v) + H2(v) Si (s) + 3HCl (v)

• Hydrogen is used as reducing agent and carrier gas.

• The reaction is surface catalyzed.

• SiHCl3and SiH2Cl2 are typical silicon sources– Good balance between safety and process needs in atmospheric conditions–

Today, TCS is the preferred source (liquid at RT) requires medium high deposition temperature – SiCl4requires too high deposition temperature – SiH4 is used when a low transition region or no pattern shift is requested. Very low deposition temp (900 °C) but more difficult to manage than TCS.



Turin, Jun, 23, 2008

Doping The dopant is co-deposited with silicon.



Epi dopant and resistivity:

- *type P:* B (B2H6) -> 0.1 -100 ohm*cm
- *type N:* P (PH 3) As (AsH 3) 0.03 -50 Ωcm

Substrate dopant and resistivity:

- *type P++*: B -> 2-5 mohm*cm
- *type P+*: B -> 8 -20 mohm*cm
- *type P*-: B -> >1 ohm*cm
- *type N++:* As,Red-P ->1-5 mohm*cm
- *type N+*: Sb-> 15 -30 mohm*cm

Turin, Jun, 23, 2008



Turin, Jun, 23, 2008

ELTRAN fabrication process



Turin, Jun, 23, 2008

SSTEP fabrication process



Turin, Jun, 23, 2008

SSTEP



Turin, Jun, 23, 2008

the 'seed wafer reusage' concept

$$Y = H + \frac{S + R \cdot (n - 1)}{n}$$

Y is the SSTEP wafer cost H is the price of the handle substrate S is the price of the seed wafer R is the price of reclaiming the seed wafer N is the number of times the seed wafer is re-used

As n increases...

$Y \rightarrow H + R$

Turin, Jun, 23, 2008

300mm anodization apparatus



Turin, Jun, 23, 2008



Turin, Jun, 23, 2008

Novel anodization holder & apparatus



Turin, Jun, 23, 2008

An important role of porous Si in SSTEP



Turin, Jun, 23, 2008

An important role of porous Si in SSTEP



Turin, Jun, 23, 2008



Turin, Jun, 23, 2008



Turin, Jun, 23, 2008

Antireflective coating...





Seed Wafer

Reducing the index step at the Air-Si interface

Turin, Jun, 23, 2008



Turin, Jun, 23, 2008







obtained by e-beam lithography

Turin, Jun, 23, 2008



Side view of the patterned area



Side view of the non patterned area



Turin, Jun, 23, 2008

Removal of the layer



Etching with the current modulation...

Turin, Jun, 23, 2008



"New wave" Structure



Representation of the refractive index changes

Turin, Jun, 23, 2008



Coherent porosity modulations

No limitation of the number of periods: here 35



Non patterned area

Turin, Jun, 23, 2008



3 beam interference

 $\lambda = 488 \text{ nm}$

Min period = 244 nm

Turin, Jun, 23, 2008

SSTEP is: -reliable (it derives from the ELTRAN process) -flexible -> thickness of the Epi-layer corrugation of the Epi-layer antireflective coatings 1D to 3D photonics

```
-cheap (Y-> R+H)
-needs for financial support (no Martini, no party...)
```